



NCS0 (R26/R25) or
NCS2 (R42/R41) or
NCS3 (R34/R33)

TITLE Circuit suplimentar #1
Add-On Board #1


FILE: CoBra	REVISION:
PAGE OF	DRAWN BY: ElectroNNix



"Digital" Tape Out signal (stronger)



Semnal digital de iesire pt. caseta (mai puternic)




80 characters per line in CP/M modification

Modificarea de 80 caractere pe linie in CP/M

This circuit supposedly provides a signal (U06/6) to be applied to input U17/12 on the mainboard in order to generate the 20 ms interrupts to CPU (of course for that U17/12 should first be disconnected from VLD (U17/5) to which it is connected on the original mainboard). Due to not understanding this, back when I assembled the mainboard I left U17/12 connected to U17/5 (VLD) but in order to avoid shorting VLD to output U06/6 from this schematic I added R03. Of course, U06 is completely useless since this way U17/12 is still fed VLD.

Also, the 80K modification schematic acquired from others also contained a flip-flop (1/2 x 7474) used as divider by 2 on output U06/1, the resulting signal being called "SI/TRG0". In the original schematics, JEXA/9 (pin 9 of floppy interface connector) was connected to a signal "SI/TRG3" which actually did not exist anywhere. On my working mainboard, JEXA/9 is connected to NVS. This means the whole 74121 circuit is actually useless, just like the flip-flop above which I never used anyway.



Acest circuit se presupune ca ar furniza un semnal (la iesirea U06/6) care sa fie folosit la intrarea U17/12 pentru a genera interruperile la fiecare 20 ms catre procesor (evident ca pentru asta intrarea U17/12 ar trebui mai intai deconectata de la semnalul VLD la care este legat pe placa de baza originala). Din cauza neintelegerii acestui fapt, la vremea cind am asamblat placa de baza am lasat U17/12 legat la U17/5 (VLD) dar pentru a nu scurtcircuita semnalul VLD cu semnalul dat de U06/6 din schema de fata am adaugat R03. Evident, U06 este absolut inutile de vreme ce in felul acesta U17/12 primeste practic tot semnalul VLD.

De asemenea, schema modificarii de 80K parvenita de la altii mai cuprindea si un bistabil (1/2 x 7474) folosit ca divizor cu 2 pentru iesirea U06/1, semnalul rezultat fiind denumit "SI/TRG0". In schemele originale, JEXA/9 (pin 9 conector interfata floppy de pe placa de baza) era legat la un semnal "SI/TRG3" care de fapt nu exista niciieri. Pe placa mea de baza functionala, JEXA/9 este legat la NVS.

Asta inseamna ca de fapt acest circuit cu 74121 este de fapt complet inutil, ca si bistabil mentionat mai sus pe care oricum nu l-am folosit.

Pe placa mea de baza functionala R03 era lipita cu un pin direct pe dosul cablajului, pe pinul 12 al U17 (VLD). De acolo (U17/12) mai era facuta o legatura cu fir la U79/25 (PB7, o intrare nefolosita de la portul de joystick), iar scopul acestei legaturi (VLD - U79/25) nu pot sa-mi dai seama care ar putea fi (!!?)

J1	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20
	NL06	AC5	NPO	05	L06	NL06xorNPO	OSC	T0	DT2	DT1	NNMI	NMI BTN	VNS	VLD	U17/12	AV13	AC5new			

TITLE Circuit suplimentar #2 Add-On Board #2

FILE: CoBra

REVISION:

PAGE OF

DRAWN BY: ElectroNNix